



## (On) The Impact of the Microarchitecture on Countermeasures against Side-Channel Attacks

**PhD Student**: Lorenzo Casalino

#### Supervisors:

Nicolas Belleville Damien Couroussé Karine Heydemann



30/01/2024

#### **Embedded Systems and Side Channels**



#### **Masking to the Rescue!**



Statistical Link side channel. Attacker recovers random values. Sensitive information protected

#### Masking: a Software Example



#### Masking: a Software Example



## Independent Leakage Assumption (ILA)



SEC-AND2(A0, A1, B0, B1):

C0 = (A0 and B0) xor R X01 = A0 and B1 X10 = A1 and B0 X11 = A1 and B1 C1 = (((X01 xor R) xor X10)) xor X11) return <C0, C1>

Each (sub-)computation must not recombine the shares

#### **IS IT ENOUGH ?**

## Violation of the ILA

- A CPU executes an *implementation* of an algorithm
- An Implementation employs architectural registers
  - Memory elements to save temporary values
- The *re-use* of registers recombines the shares
  - We call it transition-based leakages
- From the compiled <secAnd2> example:
  - Register **R0** and **R2**
  - **R0**'s re-use:  $A0 \rightarrow A1$
  - **R2's re-use:**  $B1 \rightarrow B0$



## Violation of the ILA

- A CPU executes an *implementation* of an algorithm
- An Implementation employs *architectural registers* 
  - Memory elements to save temporary values
- The *re-use* of registers violates the ILA
  - We call it **transition-based leakages**
- From the compiled <secAnd2> example:
  - Register **R0** and **R2**
  - **R0**'s re-use:  $A0 \rightarrow A1$
  - R2's re-use:  $B1 \rightarrow B0$
- Solutions:
  - 1. Avoid register re-uses



## **Violation of the ILA**





MEMORY DATA INTERFACE

- A CPU hides more complex structures: micro-architectures •
- An Implementation employs: ٠
  - Architectural registers





MEMORY DATA INTERFACE

Data'

Out

Addr

- A CPU hides more complex structures: micro-architectures
- An Implementation employs:
  - Architectural registers
  - Micro-architectural registers





MEMORY DATA INTERFACE

- A CPU hides more complex structures: micro-architectures •
- An Implementation employs: ٠
  - •
  - ٠
  - •
  - •



## 

MEMORY DATA INTERFACE

Data

0ut

Addr

- A CPU hides more complex structures: micro-architectures •
- An Implementation employs: ٠
  - Architectural registers •
  - Micro-architectural registers ٠
  - Functional units





## The Elephant in the Room

• A CPU hides more complex structures: micro-architectures



#### How Does a Micro-architecture Leak?

#### <secAnd2>:



#### **How Does a Micro-architecture Leak?**





#### How Does a Micro-architecture Leak?

#### <secAnd2>:



#### How Do We Handle the Micro-architectural Leakage?

#### <secAnd2>:



#### How Do We Handle the Micro-architectural Leakage?

#### <secAnd2>:



#### **Research Question and Thesis Contributions**

- We can prove security of masked *algorithms* (ILA satisfied)
- Yet, the security proofs does not immediately translate to implementations
- What solutions can we provide?



#### 2<sup>nd</sup> Solution

Employment of *alternative* masking schemes

#### 1<sup>st</sup> Contribution

Automated Mitigation Transition-based Leakages

#### 2<sup>nd</sup> Contribution

The Impact of the Microarchitecture on Masking Schemes



## Automated Methodology to Mitigate Transitionbased Leakages



#### **Overview of the Compilation Process**



**COMPILER MODULAR ORGANIZATION** 

LLVM-IR CODE SEC-AND2(A0, A1, B0, B1): <secAnd2>: = (A0 and B0) xor RC0 R0 = read A0%x 01 = i32 and %a 0, %b 1 X01 = A0 and B1 R2 = read B1X10 = A1 and B0%tmp = i32 xor %x 01, %r X11 = A1 and B1R1 = and R0, R2%x 10 = i32 and %a 1, %b 0 C1 = (((X01 xor R) xor X10)) xor X11)R3 = read B0= i32 xor %tmp, %x 10 %z return <CO, C1> R4 = read A1. . . R3 = and R4, R3R0 = read Rnd R0 = xor R0, R1

22

R1 = xor R2, R0

## **Overview of Mitigation Approaches**



•	Pro	-Active Approach:
Î.	٠	Mitigation during compilation
1	٠	Exploit information on the
i -		program
1		Retrieved by the compiler
1	٠	More effective leakage
÷ .		mitigation

<u>Reactive Approach:</u>
 Mitigation <u>after</u> compilation
 No information on the program
 Less effective leakage mitigation

## Requirements

- Goal: produce a leakage-free ( implementation
- Requirements:
  - Identify intermediate variables to keep apart
  - 2. Specify micro-architectural details
  - 3. Adapt back-end to avoid transitionbased leakages



#### **Requirement #1: Masking Information**



LLVM-IR CODE

## Requirement #1: Masking Information - Share Information -



## Requirement #1: Masking Information - Share Propagation -



#### Requirement #1: Masking Information - Leakage Relation -



## Requirements

- Goal: produce a leakage-free ( implementation
- Requirements:
  - Identify intermediate variables to keep apart
  - 2. Specify micro-architectural details
  - 3. Adapt back-end to avoid transitionbased leakages



#### Requirement #2: Micro-architectural Information

- **Question**: how data flow in the micro-architecture?
  - Which **data path** (wires + Fus + registers) they take?
  - At what **time** they are processed and stored?



MEMORY DATA INTERFACE

Data Out

Addr 1

#### Requirement #2: Micro-architectural Information

0p1

0p2

- **Question**: how data flow in the micro-architecture?
  - Which **data path** (wires + Fus + registers) they take?
    - Map Instruction -> data path
  - At what **time** they are processed and stored?

R0

R1

R2

R3

R4

INSTRUCTION

**DECODER** 

Map FU -> timing information (latency, pipelined)

Reg.File



#### Data processing

**INSTRUCTION** 

FETCHER

## Requirements

- Goal: produce a leakage-free ( implementation
- Requirements:
  - Identify intermediate variables to keep apart
  - 2. Specify micro-architectural details
  - Adapt back-end to avoid transitionbased leakages



## Requirement #3: Adapt Compiler's Back-end

- **Question:** how to mitigate transition-based leakages?
  - Careful Register Allocation
  - Careful Instruction Scheduling
- Adaptation steps:
  - **1.** Introduce concept of state  $S_{\mu}$ :

Register allocation: architectural registers content

- Instruction scheduling:
  - Data on the data path
  - FU execution state (ready, busy, ready in T time instants)
- 2. Simulate state evolution: update heuristic to update  $S_{\mu}$  with each choice
- 3. Leakage constraint: transition-based leakage cannot occur in  $S_{\mu}$
- 4. Choice selection: check leakage constraint







#### **Requirement #3: Guarantee Convergence**

- All intermediate choice leaks: •
  - **Register allocation**: cannot change register
  - Instruction scheduling: cannot change instructions order
- **Flushing**: add instructions to:
  - **Register allocation**: overwrite leaking register
  - Instruction scheduling : overwrite leaking data path
- **Remarks:** add an instruction -> increase exec. • time
  - Flush only if needed
  - Overwrite with constant values

#### Flushing examples





**Reduce Performance Impacts** 

## Requirements

- Goal: produce a leakage-free implementation
- Requirements:
  - Identify intermediate variables to keep apart
  - 2. Specify micro-architectural details
  - 3. Adapt back-end to avoid transitionbased leakages





## **Experimental Evaluation**

- 1. Methodology Implementation
  - 1. Modification of LLVM-based Compiler
  - 2. Modified passes in **grey** boxes
- 2. Experimental Setup
  - **1. Benchmark**: SIMON-128/128
    - First and second order **Boolean** masked
    - Verified correct under ILA assumption
  - 2. CPU: Cortex-M4 (STM32F303)
    - Micro-arch. model inferred by public knowledge
  - 3. Acquisition: Chipwhisperer-1200
  - 4. Side-channel: power consumption
- 3. Evaluation axes
  - 1. Security
  - 2. Performance





## **Security Evaluation**

- Methodology: detect information leakage along execution of SIMON-128/128 implementation
  - Blue lines: borders of the leakage-free area
  - Orange peaks: variation of the information leakage metric



## Security Evaluation—Root Cause Analysis

<UB-ST-LD-LD>:



## **Execution Time Overhead Evaluation**

#### **Remarks:**

- Masking requires *randomness*
- PRNG throughtput *impacts* on execution time
- Randomness *exponentially* increase with masking order
- Our methodology (1<sup>st</sup>-P) requires same randomness of naïve 1<sup>st</sup>-order implementation

#### Micro-architectural model incomplete

- More transition-based leakage to handle
- Potentially, worse performance figures for 1st-P
- Yet, we won't invert the plotted trend in real use cases



#### Considered **3** PRNG throughputs:

- Ideal: 1 clock cycle per byte
- Real #1: 10 clock cycles per byte
- Real #2: 40 clock cycles per byte

#### **Summary and Conclusion**

- **Contribution**: automated methodology to mitigate transition-based leakages
  - **Goal:** investigating employment of fine-grained micro-architectural details
  - How: adapting compilation tools
  - **Results**: unexpected leakage sources prevent fair assessment of the approach
- Related Work:
  - **Pro-active** [Seuschek17] [Wang19] [Tsoupidi23]:
    - Show how to guarantee convergence to a leakage-free solution
    - Show which micro-architectural information to consider and how to integrate It
- We need further investigation:
  - How:
    - Full micro-architectural model
    - Open-source micro-architecture designs

# **2**The Impact of the Micro-architecture on Masking Schemes



#### **Only Transition-based Leakages are a Threat?**

<secAnd2>:



INSTRUCTION

FETCHER

- Modern micro-architectures exhibit data parallelism
- The CPU read AO and BI from the Reg. File
- The and uses the ALU data path

Reg.File

R0

R1

R2

R3

R4

INSTRUCTION

DECODER

 Meanwhile, BO, requested from previous read, enters the micro-architecture

0p1

**B1** 

<sup>1</sup> <sup>Op2</sup> **B1** 

0p1

**B1** 

• We see **BO** and **B1** at the same time (*in parallel*)



0p1

ALI

0p2

#### **Only Transition-based Leakages are a Threat?**

<secAnd2>:



INSTRUCTION

FETCHER

- Assumption: CPU processes one share per clock cycle
- Actually: micro-architectures exhibit data parallelism

0p1

**B1** 

<sup>1</sup> <sup>Op2</sup> **B1** 

0p1

**B1** 

0p2

- The CPU read **A0** and **B1** from the Reg. File
- The and uses the ALU data path

Reg.File

R0

R1

R2

R3

R4

INSTRUCTION

DECODER

- Meanwhile, B0 (from previous read) enters the micro-architecture
- We see **BO** and **B1** at the same time (*in parallel*)



#### **Masked Hardware and Data Parallelism**

- We cannot *efficiently* exploit data parallelism as it is
  - We need higher-order statistical analyses
  - We need more side channel observations
- Moos and Moradi shown how to efficiently take advantage of these parallelism [Moos17]
  - **How**: filter out certain leakage values (distribution bias)
  - Target: Boolean masked hardware implementations

Side channel distribution for two sensitive values (in **red** and **blue**)







#### **Masking Schemes: an Observation**

#### MUTUAL INFORMATION [bit]



- Data parallelism might be a threat to:
  - Transition-based immune masking schemes (i.e., IPM)
  - Software implementations with all transition-based leakages mitigated

#### **Outline of the Investigation**

- 1. Observation of data parallelism
- 2. Exploitability of data parallelism
- 3. Leakage Resilience of Fully Masked 🗌 Implementations

VV VV V

#### Observed side channel

**Correlation-based Analysis 101** 

Leakage model

•

- Leakage model: side channel **expected behavior** when processing an information X
- Correlation coefficient  $\rho$ : quantify the dependency between two entities

Correlation-based analysis: analyze the dependency between:



#### **Observation of data parallelism**

#### Method:

- 1. Carefully design code snippet to exhibit data parallelism
- 2. Run snippet on target CPU
- 3. Observe side channel behavior T of CPU
- 4. Choose leakage model for data parallelism  $SHW(X_0, X_1) = HW(X_0) + HW(X_1)$  share's contribution to side channel
- 5. Perform correlation-based analysis

 $\rho\left[SHW(X_0,X_1),T\right]$ 

**Results**: correlation with expected behavior in case of data parallelism



## **Outline of the Investigation**

- 1. Detect data parallelism
- 2. Exploitability of data parallelism
- 3. Leakage Resilience of Fully Masked 🗌 Implementations



## Exploitability of data parallelism

 $\rho \left[ HW(X), T \right]$ 

45

Time Sample

45

Time Sample

30/01/2024

PESHWfo, %k

ASM

89

89

51

% k

BM IPM

0.05

0.025

HW

ASM BM

IPM

0.06

SHW<sub>fo,k%</sub>

Naïve correlation-based analysis **does not** work

- Correlation-based analysis is a *first-order analysis*
- We need higher-order analyses, or...

... biasing the observed leakage behavior [Moos17] and custom leakage model

$$SHW_{\text{fo, }\%k}(X) = mean(\mathcal{D}_{(HW(X_0) + HW(X_1)),\%k})$$

#### **Results:**

Data-parallelism exploited

## **Outline of the Investigation**

- 1. Detect data parallelism
- 2. Exploitability of data parallelism
- 3. Leakage Resilience of Fully Masked 🗌 Implementations





#### Leakage Resilience of Fully Masked Implementations

#### Use cases:

- Self-implemented 1<sup>st</sup> order masked AES-128
- Verified correct under ILA assumption

#### Effects:

- Transition-based leakages
- Data parallelism

#### Method:

Correlation-based analysis

#### **Results:**

 Recovered the sensitive information



## All that Glitters is not Gold, Pt.2

- **Methodology**: detect information leakage along execution of IPM AES-128 implementation
  - Expected result: no leakage
    - Implementation correct under ILA
    - IPM immune to transition-based leakage
  - Actual result: unexpected leakage
- Root cause: log/alog-based multiplication + transition-based leakage
- Exploitable?
  - Correlation-based analysis
  - **Result**: yes, it is exploitable 🙂
    - $HD_{fo,log}(X) = mean(HD(log_3(X_0), log_3(X_1)))$

#### Inner-Product Masking - AES-128



## **Outline of the Investigation**

- 1. Observation data parallelism
- 2. Exploitability of data parallelism
- 3. Leakage Resilience of Fully Masked 🗹 Implementation

#### **Summary and Conclusions**



- **Contribution**: Investigating security impact of micro-architecture on masking schemes
  - **Goal**: explore alternative masking schemes to mitigate micro-architecture impact
  - How:
    - 1. Detect leakage effects on target platform
    - 2. Analyse exploitability of detected leakage effects
  - Results:
    - Efficient exploitation of data parallelism against analysed masking schemes
    - The multiplication algorithm degrades expected security guarantees of Inner-Product masking
- Conclusions:
  - Micro-architecture might induce new angle of attacks
  - Masked implementations as an *interconnected* systems
    - Security evaluation needs to consider both subsystems and their interaction

## **3** Conclusions and Perspectives



## How to mitigate security degradation induced by the micro-architecture?

#### Two orthogonal approaches

Consider fine-grained micro-architectural details:

 Automate transition-based leakages mitigation **Do not** consider micro-architectural details:

 Employ transition-based resilient masking schemes

#### **CONCLUSION:**

#### Micro-architecture hard to handle



#### **Epilogue of a Three-Year Long Journey**

## How to mitigate security degradation induced by the micro-architecture?

#### Two orthogonal approaches

Consider fine-grained micro-architectural details:

 Automate transition-based leakages mitigation **Do not** consider micro-architectural details:

 Employ transition-based resilient masking schemes

#### **CONCLUSION:**

Unexpected transitionbased leakages (i.e., memory-related leakage) Micro-architecture hard to handle

Unexpected exploitable effects (i.e., data parallelism)





#### Epilogue of a Three-Year Long Journey

## How to mitigate security degradation induced by the micro-architecture?

#### Two orthogonal approaches

Consider fine-grained micro-architectural details:

 Automate transition-based leakages mitigation **Do not** consider micro-architectural details:

 Employ transition-based resilient masking schemes

#### **CONCLUSION:**

Unexpected transitionbased leakages (i.e., memory-related leakage) Micro-architecture hard to handle

#### <u>But we can do it</u>

Unexpected exploitable effects (i.e., data parallelism)

Relying on complete models of the micro-architecture

#### **Some Perspectives**



- Inner-Product Masking:
  - Data parallelism vs optimal codes
  - Avoid data parallelism
- Masking of order N:
  - Avoid expensive solutions, e.g., masking of order N × 2
  - Combine leakage effects, i.e., parallelism +
    transition-based leakage
- Complex micro-architectures:
  - More transition-based leakages
  - Increased data parallelism
- Further micro-architectural effects:
  - Glitch-based leakages
  - Coupling-based leakages

- Pairing compiler-based approach:
  - Inner-product masking:
    - Efficient implementation
    - Avoid data parallelism
  - Hardware-based mitigations, e.g., [Gao20]:
    - Potentially reduce performance
      impact
    - Potentially increase mitigation capabilities
  - Non-completeness, e.g., [Gigerl21]
    - Efficiently deal with:
      - Transition-based leakages
      - Glitch-based leakages
      - Data parallelism exploitation





## **Thank You!**



## Bibliography

**[Balasch14]** Balash, J et al. « On the Cost of Lazy Engineering for Masked Software Implementations »

[Gao20] Gao, S., et al. « FENL: an ISE to mitigate analogue micro-architectural leakage. »

**[Gigerl21]** Gigerl, B., et al. « Secure and Efficient Software Masking on Superscalar Pipelined Processors. »

**[Meyer20]** Meyer, L.D, et al. . « On the Effect of the (Micro)Architecture on the Development of Side-Channel Resistant Software. »

**[Moos17]** Moos, T., Moradi, A. « On the Easiness of Turning Higher-Order Leakages into First-Order. »

[Seuschek17] Seuschek, H. « Side-channel leakage aware instruction scheduling. »

[Tsoupidi23] Tsoupidi, R.M, et al « Securing Optimized Code Against Power Side Channels. »

[Wang19] Wang, J., « Mitigating power side channels during compilation. »



## **Analysis of the Leakage Model Distributions**

#### Observation

•  $\mathcal{D}_{(HW(X),X)} \neq \mathcal{D}_{(SHW(X_0,X_1),X)}$ 



#### Consequence

Sub-exploiting the available information

#### ALSO

$$mean(SHW(X_0, X_1)) = mean(HW(X_0) + HW(X_1)) = constant$$



30/01/2024

## Security Evaluation—Root Cause Analysis

